

Preliminary Data Sheet

SC1711AH5-10N

Rev0.45 | December 14, 2018

Socionext Europe GmbH

Graphic Competence Center – GCC

Attached Files



Preface

Purpose of this Document

This document describes and gives you a detailed insight to the stated Socionext Europe GmbH product.

The target audience of this document are engineers developing products that use the SC1711AH5-10N device. It describes the function and operation of the device. Please read this document carefully.

Trademarks

APIX® is a registered trademark of INOVA Semiconductors GmbH, Munich, Germany.

ARM® is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.

ARM Powered® is a registered trademark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.

System names and product names which appear in this document are the trademarks of the respective company or organization.

Licenses

Under the conditions of Philips corporation I²C patent, the license is valid where the device is used in an I²C system which conforms to the I²C standard specification by Philips Corporation.

The purchase of Socionext I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Contact Us

For more information on Socionext products as well as support and sales inquiries, please visit us at www.eu.socionext.com.

History

Revision	Date	Author	Description
0.10	2017.07.06	ML	First internal release - Preliminary
0.20	2017.07.18	ML	First external release - Preliminary
0.30	2017.08.14	ML	Updated pin overview diagram and pin description attachment
0.35	2017.10.05	ML	Updated Package with diagram; naming.
0.40	2018.05.22	ML	Updated device name: SC1711AH5 → SC1711AH5-10N. 1. Overview: Added section "1.7. Device Comparison". 2. Electrical Characteristics: Updated Table 2.6, "AC Timing Host-SPI Interface", Table 2.19, "Execution Time Limit".
0.45	2018.12.14	ML	Typos corrected. 1. Overview: updated Figure 1.1, "SC1711AH5-10N Block Diagram".

Table of Contents

1. Overview	1-1
1.1. General	1-1
1.2. Features	1-1
1.3. Block Diagram	1-3
1.4. Schedule	1-3
1.5. Package	1-4
1.6. Pinning	1-5
1.6.1. Pin Overview	1-5
1.6.2. Pin Descriptions	1-5
1.7. Device Comparison	1-6
2. Electrical Characteristics	2-1
2.1. Operating Conditions	2-1
2.1.1. Absolute Maximum Ratings	2-1
2.2. Recommended Operating Conditions	2-2
2.2.1. Supply Modes	2-3
2.3. Power Consumption	2-4
2.3.1. VDD Supply Current (Note 1)	2-4
2.3.2. Display IO Supply Current (Note 2)	2-5
2.3.3. Stepper IO Supply Current (Note 3)	2-5
2.3.4. APIX Supply Current (Note 4)	2-5
2.3.5. Thermal Design Considerations	2-6
2.4. DC Limits	2-7
2.5. AC Limits	2-8
2.5.1. Host SPI Characteristics	2-8
2.5.1.1. Host SPI Interface	2-8
2.5.2. Config Interface	2-9
2.5.3. Display Interface	2-10
2.5.3.1. TTL Mode	2-10
2.5.3.2. RSDS Mode	2-11
2.5.4. LVDS Interface	2-12
2.5.4.1. LVDS Interface Exceptions to TIA/EIA644 Specification	2-12
2.5.5. SPI Interface (External SPI and Flash SPI)	2-13
2.5.6. I2C Interface	2-13
2.5.7. USART/LIN Interface	2-14
2.5.8. I2S Interface	2-15
2.5.9. MII Interface	2-16
2.6. Clock Input	2-17
2.7. Reset Timing	2-18
2.8. Power-up	2-19
2.9. ADC	2-20
2.9.1. Sampling Time	2-20
2.10. FLASH Memory Program/Erase Characteristics	2-22
2.11. SMC Outputs	2-23
2.12. Low Voltage Detection	2-24
2.13. IO Circuits	2-25
2.14. PCB Layout Recommendations	2-32
2.14.1. Automotive Pixel Link (APIX)	2-32
2.14.2. Configuration Pins	2-32

1. Overview

Note: The content of this document is subject to changes without prior warning. Please review the document's "History" page for the changes made to last version.

1.1. General

The SC1711AH5-10N belongs to a family of graphics controllers, designed for remote display applications in the automotive industry. It is optimized to work together with our MB86R12, MB86R91, and the INAP37x from Inova Semiconductors GmbH to control a dashboard display, Head-up-Display (HUD) systems and a Central Information Display (CID).

In addition, the SC1711AH5-10N Display Controller can be used to enable APIX2 (APIX version 2.0) based display systems in multiple applications in the automotive and industrial market segments. The main features of the SC1711AH5-10N are documented here.

1.2. Features

- Technology
 - CMOS 90nm (CU100F)
 - Power Supply Voltages:
 - 3.3 V → I/O Display Interface
 - 5.0 V (or 3.3 V) → I/O Peripherals
 - 5.0 V → Stepper motor
 - 1.2 V → Internal
- Package
 - EP-LQFP-176
 - Ambient temperature range: -40°C...+105°C
- System Features
 - 160 MHz System Clock
 - Embedded flash Memory with ECC
 - ◆ 56kB
 - Embedded SRAM
 - ◆ 128kB
 - CPU/MCU/HOST Interface: Synchronous Serial Peripheral Interface (SPI), Automotive shell (AShell) sideband communication/link
 - Command Sequencer
 - DMA controller
 - Touch controller support (hardware accelerated communication with touch devices)
 - Configuration FIFO (to de-couple host command stream and generate isochronous reconfiguration with internal peripherals)
 - High-speed (Quad) SPI mode for connection to external SPI flash
 - Spread spectrum clock modulation
 - Watchdog, alive sender, low voltage detection
 - CRC checksum calculation for memory content

- APIX2 features
 - RX interface
 - ◆ APIX1 mode compatible
 - ◆ APIX Downstream Speed: 1Gbit/s
 - ◆ APIX Upstream Speed: 187Mbit/s
 - ◆ APIX Video Support: 1 channel
 - ◆ APIX cable option: QSTP
 - Sideband link
 - ◆ AShell Remote Handler
 - ◆ MII Interface/Ethernet over APIX
 - ◆ I²S output
- Graphics features
 - Integrated Pixel Engine. Socionext SEERIS 2D GPU core
 - Max. display resolution: 1280x480 @ 60 Hz
 - Display of run length encoded (RLE) background image (on-the-fly decoding)
 - Display of icons with 1, 2, 4, 8bpp (indirect, i.e., color palette) or 16bpp, 24bpp (direct) color depth. Icon size up to 1280x480 pixel, depending on internal memory available
 - Icon on top of APIX video stream or on top of run length encoded background
 - Flicker-free/seamless switch between an APIX video stream and a background video stream
 - Color Matrix, Gamma Correction, and Dithering Unit
 - Four signature units - each can compute a value for a display output frame to be compared against a pre-computed reference in order to detect corrupted data.
 - Connection to displays with
 - ◆ RSDS Display Output: 1x single/dual channel (18bpp or 24bpp)
 - ◆ LVDS OpenLDI display output: 1x single/dual channel (18bpp or 24bpp)
 - ◆ TTL interface with single 18bpp or 24bpp mode (support of data inversion for low EMI)
- Peripherals
 - 6x stepper motor controllers
 - 16 channel ADC + 12 for Zero Point Detection (ZPD)
 - 2x I²C
 - 1x USART or 1x LIN
 - SPI interface for up to 4 target devices (only one can be simultaneously served)
 - Sound capability: I²S via APIX, and internal sound generator
 - 16 x PWMs (Pulse Width Modulation)
 - Max. 110 GPIOs (General Purpose I/Os). This is the maximum count when all I/O pins are switched to GPIO functionality.
 - 8x External Interrupts

1.3. Block Diagram





Figure 1.1. : SC1711AH5-10N Block Diagram

1.4. Schedule

Table 1.1. : SC1711AH5-10N Current Schedule

Engineering Sample (ES)	End of Q1/2018
Qualified Samples (CS incl. AEC-Q100)	End of Q4/2018
Mass Production	T.B.D.

1.5. Package



NOTE
 1. $\#1, \#2 \dots$ Resin residue not included.
 2. $\#3 \dots$ Tie bar remaining is not included.
 3. Terminal width and terminal thickness include plating thickness.

Figure 1.2. : Package EP-LQFP-176-G-01(measurements in mm).

1.6. Pinning

1.6.1. Pin Overview

SC1711AH5-10N

VSS	1	176	ADC4	132	VSS
ADC3	2	175	ADC5	131	DISP0P1
ADC2	3	174	ADC6	130	DISP0N1
ADC1	4	173	ADC7	129	VDP3
ADC0	5	172	VDP5	128	DISP0P0
AVCC	6	171	ADC8	127	DISP0N0
VDD	7	170	ADC9	126	VDP3
VDP5	8	169	2C1_SCL	125	VDD
TDI	9	168	2C1_SDA	124	AVCC3
TCK	10	167	2C0_SCL	123	AVSS3
TMS	11	166	2C0_SDA	122	TSIG0
TDO	12	165	SG_SGA	121	TSIG1
TRST	13	164	SG_SGO	120	TSIG2
VDP5	14	163	VDP5	119	TSIG3
TEST_EN	15	162	VDD	118	TSIG4
RESET_N	16	161	VDP3	117	TSIG5
HVDD	17	160	DISP0P12	116	TSIG6
SMC_1M_0	18	159	DISP0N12	115	TSIG7
SMC_1P_0	19	158	DISP0P11	114	TSIG8
SMC_2M_0	20	157	DISP0N11	113	TSIG9
SMC_2P_0	21	156	DISP0P10	112	TSIG10
SMC_1M_1	22	155	DISP0N10	111	TSIG11
SMC_1P_1	23	154	DISP0P9	110	VDD
SMC_2M_1	24	153	DISP0N9	109	VDP3
SMC_2P_1	25	152	VDP3	108	DISP1P12
SMC_1M_2	26	151	DISP0P8	107	DISP1N12
SMC_1P_2	27	150	DISP0N8	106	DISP1P11
SMC_2M_2	28	149	VDD	105	DISP1N11
SMC_2P_2	29	148	DISP0P7	104	DISP1P10
SMC_1M_3	30	147	DISP0N7	103	DISP1N10
SMC_1P_3	31	146	DISP0P6	102	DISP1P9
SMC_2M_3	32	145	DISP0N6	101	DISP1N9
SMC_2P_3	33	144	VSS	100	VSS
VSS	34	143	DISP0P5	99	VDD
SMC_1M_4	35	142	DISP0N5	98	DISP1P8
SMC_1P_4	36	141	DISP0P4	97	DISP1N8
SMC_2M_4	37	140	DISP0N4	96	DISP1P7
SMC_2P_4	38	139	VDD	95	DISP1N7
SMC_1M_5	39	138	DISP0P3	94	DISP1P6
SMC_1P_5	40	137	DISP0N3	93	DISP1N6
SMC_2M_5	41	136	DISP0P2	92	VDP3
SMC_2P_5	42	135	DISP0N2	91	DISP1P5
HVDD	43	134	DISP0P1	90	DISP1N5
VDP3	44	133	VSS	89	VSS
VSS	45				
CFG5	46				
CFG4	47				
CFG3	48				
CFG2	49				
CFG1	50				
CFG0	51				
VDD	52				
VDP3	53				
VSSA	54				
XI	55				
VDEA_PLL	56				
XO	57				
VDDA_PLL	58				
VDDA_VCO	59				
SDINRP	60				
VCWR	61				
SDINRM	62				
VDEA	63				
SDOUTRM	64				
SDOUTRP	65				
VDEA	66				
VDDA	67				
SDINLTP	68				
SDINLTM	69				
VDDA	70				
SDOUTLTP	71				
SDOUTLTM	72				
VDDA	73				
VSSA	74				
VDP3	75				
DISP1N0	76				
DISP1P0	77				
VSS	78				
DISP1N1	79				
DISP1P1	80				
DISP1N2	81				
DISP1P2	82				
VDD	83				
DISP1N3	84				
DISP1P3	85				
VDP3	86				
DISP1N4	87				
DISP1P4	88				

Figure 1.3. : SC1711AH5-10N Pin Overview

1.6.2. Pin Descriptions

Please see the attached SC1711AH5-10N pin table [pinning_SC1711AH5-10N.xlsx](#).

1.7. Device Comparison

The following table compares the features of the Indigo2 family devices.

Table 1.2. : Indigo2 Family Device Comparison

	MB88F334	MB88F336	SC1711AH5-10N
Chip Package			
Package, Pins	LQFP-208		EP-LQFP-176
Size, Pitch	28x28mm, 0.5mm		20x20mm, 0.4mm
Temperature Range	Ta -40 ... +105°C		Ta -40 ... +105°C
Memory			
Embedded SRAM	64kB		128kB
Embedded Flash	32kB		56kB
Graphics, Display Features			
2D Core	Socionext SEERIS - MVL		Socionext SEERIS - MVL
Video channels	2		1
Video Output Resolution	1920x1080@60Hz (18bit RGB) 1920x768@60Hz (24bit RGB)		1280x480@60Hz (24bit RGB)
Video Output	TCON-RSDS; TTL dual LVDS (OpenLDI)		TCON-RSDS; TTL dual LVDS (OpenLDI)
Video Formats, Decompression	RGBA, Indexed, Grey Scale, @ 8 bits per component		RGBA, Indexed, Grey Scale, @ 8 bits per component
Pixel Speed	144MHz		144MHz
Signature Units	4		4
Image Processing	CLUT, Matrix, Dither, Gamma, Sprites, α blending		CLUT, Matrix, Dither, Gamma, Sprites, α blending
Audio	I ² S over APIX®2, Sound Generator		I ² S over APIX®2, Sound Generator
APIX Down-/Up-stream	APIX®2 @ 3Gbps / 187 Mbps		APIX®2 @ 1Gbps / 187 Mbps
Content Protection	HDCP 1.4	-	-
Daisy Chain	Yes		No
Network	MII - Ethernet over APIX®2 @ 100 Mbps		MII - Ethernet over APIX®2 @ 100 Mbps
Core Clock	160MHz		160MHz
Peripherals			
Standard I/O	USART-LIN, I ² C, GPIO, PWM, ADC, HS-SPI		USART-LIN, I ² C, GPIO, PWM, ADC, HS-SPI
Stepper Motor Controllers	6		6

2. Electrical Characteristics

Note: The content of this section is subject to changes without prior warning.

2.1. Operating Conditions

2.1.1. Absolute Maximum Ratings

Table 2.1. : Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Comment
Core supply	VDD	VSS – 0.3	VSS + 1.8	V	
Display supply	VDP3	VSS – 0.3	VSS + 4.0	V	
Stepper supply	HVDD	VSS – 0.3	VSS + 6.0	V	≥ VDP5
GPIO supply	VDP5	VSS – 0.3	VSS + 6.0	V	≥ VDP3
ADC supply	AVCC	VSS – 0.3	VSS + 6.0	V	= VDP5
APIX supply	VDDA	VSS – 0.3	VSS + 1.8	V	
	VDDA_VCO	VSS – 0.3	VSS + 1.8	V	
	VDDA_PLL	VSS – 0.3	VSS + 1.8	V	
	VDDEA	VSS – 0.3	VSS + 4.0	V	
	VDEA_PLL	VSS – 0.3	VSS + 4.0	V	
Input voltage	VI	VSS – 0.3	VDP5 + 0.3	V	< 6.0 V
		VSS – 0.3	VDP3 + 0.3	V	< 4.0 V
		VSS – 0.3	HVDD + 0.3	V	< 6.0 V
Analog input voltage	VIA	VSS – 0.3	AVCC + 0.3	V	< 6.0 V
APIX analog Input Voltage	VIAPX	VSS – 0.3	VDDEA + 0.3	V	< 4.0 V, SD-OUT, SDIN, VCM
Output voltage	VO	VSS – 0.3	VDP5 + 0.3	V	< 6.0 V
		VSS – 0.3	VDP3 + 0.3	V	< 4.0 V
		VSS – 0.3	HVDD + 0.3	V	< 6.0 V
Storage temperature	T _{ST}	-55	150	°C	

Note:

- Applying stress exceeding the maximum ratings (voltage, current, temperature, etc.) may cause damage to semiconductor devices. Never exceed the ratings above.
- Never connect IC outputs or I/O pins directly, or connect them to VDD or VSS directly; otherwise thermal destruction of elements will result, but which does not apply to pins designed to prevent signal collision.
- Provide ESD protection, such as grounding when handling the product; otherwise externally charged electric charge flows inside the IC and discharges, which may result in damage to the circuit.
- Applying voltage higher than VDD or lower than VSS to I/O pins of CMOS IC, or applying voltage higher than the ratings between VDD and VSS may cause latch up. The latch up increases supply current, resulting in thermal destruction of elements. When handling the product, never exceed the maximum ratings.

2.2. Recommended Operating Conditions

The operation within the recommended operating conditions ensures the normal operation of the semiconductor device. All of the device's electrical characteristics are guaranteed when the device is operated within these ranges. Semiconductor devices must always be operated within their recommended operating condition ranges. Operating outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented herein. Users considering application fields beyond the listed conditions are advised to contact their Socionext representatives beforehand.

Table 2.2. : Operating Conditions

Parameter	Symbol	Rating			Unit	Remarks
		Min	Typ	Max		
Core supply	VDD	1.1	1.2	1.3	V	
Display supply	VDP3	3.0	3.3	3.6	V	
	VDP3_PLL	3.0	3.3	3.6	V	
Stepper supply	HVDD	4.5	5.0	5.5	V	≥ VDP5
		3.0	3.3	3.6	V	
GPIO supply	VDP5	4.5	5.0	5.5	V	≥ VDP3, only for IO usage
		3.0	3.3	3.6	V	
ADC supply	AVCC	4.5	5.0	5.5	V	= VDP5
		3.0	3.3	3.6	V	
APIX supply	VDDA	1.1	1.2	1.30	V	
	VDDA_VCO	1.1	1.2	1.30	V	
	VDDA_PLL	1.1	1.2	1.30	V	
	VDDEA	3.0	3.3	3.6	V	
	VDEA_PLL	3.0	3.3	3.6	V	
Junction temperature	T _j	-40		135	°C	
Ambient temperature	T _a *1	-40		105	°C	
Case temperature	T _c *1	-40		115	°C	

*1 Note: Both operating conditions, T_a and T_c, have to be fulfilled. See "Thermal Design Considerations" on page 6.

2.2.1. Supply Modes

Three supply modes are supported by the SC1711AH5-10N.

Table 2.3. : Supply Operational Modes

VDP5	AVCC	HVDD	Comment
5.0V	5.0V	5.0V	
3.3V	3.3V	5.0V	no ZPD
3.3V	3.3V	3.3V	no Stepper

WARNING:

AVCC and VDP5 must be set to the same voltage. It is required that AVCC does not exceed VDP5 and that the voltage at the analog inputs does not exceed AVCC when the power is switched On.

HVDD, AVCC and VDP5 must be set to the same voltage during zero point detection (ZPD) on any of the SMC ports. If zero point detection is not required on any of the SMC ports, then VDP5 and AVCC can have any value which is equal to or lower than HVDD.

2.3. Power Consumption

Table 2.4. : Supply currents

Parameter	Symbol	Rating			Unit	Remarks
		Min	Typ	Max		
Core supply ^{Note 1)}	I _{VDD}			350	mA	
Display supply ^{Note 2)}	I _{VDP3}			80	mA	Single TTL @ 40MHz
				170	mA	Single TTL @ 85MHz
				100	mA	Single RSDS
	I _{VDP3_PLL}			200	mA	Dual RSDS
				40	mA	Single LVDS
				80	mA	Dual LVDS
Stepper supply ^{Note 3)}	I _{HVDD}			720	mA	max. 30 mA per pin
GPIO supply	I _{VDP5}			20	mA	
ADC supply	I _{AVCC}			5.0	mA	
APIX supply ^{Note 4)}	I _{VDDA}			8.0	mA	
	I _{VDDA_VCO}					
	I _{VDDA_PLL}					
	I _{VDDEA}					
	I _{VDEA_PLL}					
1) See "VDD Supply Current (Note 1)" below 2) See "Display IO Supply Current (Note 2)" below 3) See "Stepper IO Supply Current (Note 3)" below 4) See "APIX Supply Current (Note 4)" below						

2.3.1. VDD Supply Current (Note 1)

The core supply current (I_{VDD}) mainly depends on the supply voltage, the chip temperature, and the internal frequencies. The given number is for maximum supply (1.3V), maximum temperature (105°C), and maximum internal frequencies. The following table provides additional values, which allow for estimations for different use cases.

Table 2.5. : Core supply currents

Operation mode	T _{a_max} =105°C		T _{a_max} =85°C	
	1.3V	1.2V	1.3V	1.2V
"axi_clk = 80MHz, peri_clk = 80MHz, pixel clock =40MHz"	240mA	210mA	230mA	200mA

Internal clocks should be set up as low as possible for low power consumption. All clock dividers can be reprogrammed during operation. So, for example, it is possible to increase and decrease the AHB clock divider for short phases of high-speed operations. The video clock frequencies depend on the selected display and define the internal pixel clock frequency. The minimum required axi_clk frequency can be estimated from the selected pixel

frequency of the display. For standard setups the axi_clk should be set to be 10-30% higher than the pixel clock frequency.

The minimum required peri_clk frequency depends on the selected peripherals with their speed requirements. In addition, the core power consumption can be decreased by up to 10%, when disabling unused functions with the register PWR_CTRL.

2.3.2. Display IO Supply Current (Note 2)

For the estimation of the supply current I_{VDP3}, refer to the following rules:

- For every enabled differential pad the current rises by 7.5mA. For example, if 13 differential pads are enabled, it will consume 13 * 7.5mA = 97.5mA. This current is independent of the supply voltage or chip temperature.
- For all pins, when used as a CMOS output, the maximum current depends on the supply voltage, on the toggle rate, and the load capacitance. The current scales nearly linear with these parameters.
- The values in the table for the TTL panels give the maximum value for high supply voltage (3.6V), when using a 'state-of-the-art' TTL 24-bit panel connected through a ribbon cable with a realistic video content. Different systems may require more or less current.

2.3.3. Stepper IO Supply Current (Note 3)

The maximum current value in the table is the maximum current that the SC1711AH5-10N can deliver. For a stepper application, where the stepper is controlled in a sinusoidal way, the current for the 4 pins connected to one stepper can be estimated as:

$$\text{Current_for_one_stepper} = 4 \times \frac{1}{\sqrt{2}} \times \text{Current_for_one_pin}$$

For power dissipation in the SC1711AH5-10N one has to use the VOL and VOH of the IO cells. The maximum value for both is 0.5V. The power then is estimated as:

$$\text{Power_for_one_stepper} = 0.5V \times \text{Current_for_one_stepper}$$

2.3.4. APIX Supply Current (Note 4)

The supply currents for the APIX in the SC1711AH5-10N are independent of the operation mode. However, the selected drive strength for the transmitter outputs influences the I_{VDDEA} current.

The values in the table give the maximum possible current.

2.3.5. Thermal Design Considerations

The maximum permissible case temperature (T_c) is 115°C. To ensure the device's reliability and its proper operation, do not exceed this temperature.

Note: The SC1711AH5-10N is not the only contributor to the thermal performance of the entire system. The PCB characteristics and layout, as well as the ambient temperature must also be taken into consideration to comply with the maximum case temperature restriction.

The estimated case-to-ambient thermal resistance (θ_{CA}) is 18K/W for no air flow and no heat sink. This thermal performance depends not only on the SC1711AH5-10N package, but also on the characteristics of the PCB on which it is mounted.

The power consumption varies according to the application (i.e., this depends on the use case).

2.4. DC Limits

Latch-up may occur in a CMOS IC if a voltage higher than VDD, HVDD, VDP3 or VDP5 or less than VSS is applied to an input or output pin. Or, if a voltage exceeding the rating is applied between the power supply pins and ground pins. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device.

Therefore, do not to apply voltages in excess of the absolute maximum ratings.

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to a pull-up or pull-down resistor (2KOhm to 10KOhm) or enable internal pull-up or pull-down resistors.

The supply voltage to the I²C-BUS lines (SDA and SCL) must not exceed the power-supply voltage of this I/O cell (VDP5). Do not supply voltage to the I²C-BUS lines (SDA and SCL), if the power supply of this I/O cell (VDP5) is Off.

2.5. AC Limits

2.5.1. Host SPI Characteristics

2.5.1.1. Host SPI Interface




Figure 2.1. : Timing SPI Interface

Table 2.6. : AC Timing Host-SPI Interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
clk period	t_{CK_HSPI}	100			ns	Minimum 2x of HCLK period.
clk to output data	t_{CQ_HSPI}	0		20	ns	
Input data setup	t_{SU_HSPI}	10			ns	
Input data hold	t_{HD_HSPI}	5			ns	
Input Control setup	t_{HD_TMS}	$50 + 2 \cdot t_{HCLK}$			ns	
Input Control Hold	t_{HD_TMS}	$50 + 2 \cdot t_{HCLK}$			ns	

2.5.2. Config Interface




Figure 2.2. : Timing Configuration Pins

Table 2.7. : AC Timing Configuration Pins

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
cfg data setup	t _{SU_CFG}	50			ns	
cfg data hold	t _{HD_CFG}	250			ns	

2.5.3. Display Interface

2.5.3.1. TTL Mode




Figure 2.3. : Timing Display TTL Interface

Table 2.8. : AC Timing TTL Display Interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
dsp_clk period	t_{DSP_CLK}	10.5			ns	Internal clock for reference only
bit_clk period	t_{BIT_CLK}	1.8			ns	Internal clock for reference only, integer multiple of dsp_clk
Pixel clock period	t_{PIX_CLK}	21	21.7		ns	Typical value is maximum pixel frequency, minimum value is due to spread spectrum and clock synthesis
Shift value	t_{SS_DISP}	typ -150	$n \times t_{BIT_CLK}$	typ +150	ps	
Half cycle shift	t_{SH_DISP}	typ -200	$\frac{t_{BIT_CLK}}{2}$	typ +200	ps	
TTL DISP mismatch	$t_{M_TTL_D}$	-0.5		+0.5	ns	
TSIG TTL mismatch	$t_{M_TTL_T}$	1.5		4.5	ns	Related to center of DISP outputs

2.5.3.2. RSDS Mode




Figure 2.4. : Timing Display RSDS Interface

Table 2.9. : AC timings RSDS display interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
dsp_clk period	t_{DSP_CLK}	10.5			ns	Internal clock for reference only
bit_clk period	t_{BIT_CLK}	1.8			ns	Internal clock for reference only, integer multiple of dsp_clk
Pixel clock period	t_{PIX_CLK}	21	21.7		ns	Typical value is maximum pixel frequency, minimum value is due to spread spectrum and clock synthesis
Shift value	t_{SS_DISP}	typ-150	$n \times t_{BIT_CLK}$	typ+150	ps	
Half cycle shift	t_{SH_DISP}	typ-200	$\frac{t_{BIT_CLK}}{2}$	typ+200	ps	
TSIG output mismatch	t_{M_TTL}	-1.0		+1.0	ns	
RSDS to TSIG shift	t_{ST_DISP}	0.4	2.5	4.6	ns	
RSDS output mismatch	t_{M_DIV}	-0.5		+0.5	ns	

2.5.4. LVDS Interface




Figure 2.5. :

2.5.4.1. LVDS Interface Exceptions to TIA/EIA644 Specification

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Internal clock for reference only	bit_clk period	1905			ps	
Low to high transition time	t_{TLHT} *1) *2)		0.22	0.3	ns	RL=100 Ohm, CL=5pF
High to low transition time	t_{THLT} *1) *2)		0.22	0.3	ns	RL=100 Ohm, CL=5pF
Total Jitter at the data lanes	t_{TJ} *2)		0.12	0.2	UI	

*1: Rise/fall times were determined using 20% and 80% of the voltage level respectively

*2: Specification is ensured by design and is not tested in production

2.5.5. SPI Interface (External SPI and Flash SPI)




Figure 2.6. : Timing SPI Interface

Table 2.10. : AC Timings SPI Interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
clk period	t_{CK_SPI}	25			ns	Period depends on selected AHB clock or Peripheral clock frequency.
clk to output data	t_{CQ_SPI}	-4		9.5	ns	Active clock edge depends on interface setup.
input data setup	t_{SU_SPI}	15			ns	Active clock edge depends on interface setup. No re-timing mode.
		7.5			ns	Re-timing mode.
input data hold	t_{HD_SPI}	-3			ns	Active clock edge depends on interface setup. No re-timing mode.
		2.5			ns	Re-timing mode.

2.5.6. I²C Interface

The SC1711AH5-10N fulfills the timing requirements for the standard mode and fast mode of the Philips I²C specification.

The supply voltage to the I²C-BUS lines (SDA and SCL) must not exceed the power-supply voltage of this I/O cell (VDP5).

You must not supply voltage to the I²C-BUS lines (SDA and SCL) if the power supply of this I/O cell (VDP5) is Off.

2.5.7. USART/LIN Interface




Figure 2.7. : Timing U(S)ART Interface

Table 2.11. : AC Timings U(S)ART Interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
CLK period	t_{CK_USART}	$4 \times t_{rbus_clk}$			ns	
CLK to output data	t_{CQ_USART}	-5		20 $2 \times t_{rbus_clk} + 45$	ns	Internal CLK mode External CLK mode
Input data setup	t_{SU_USART}	$t_{rbus_clk} + 25$			ns	
Input data hold	t_{HD_USART}	t_{rbus_clk}			ns	

2.5.8. I²S Interface




Figure 2.8. : Timing I²S Interface

Table 2.12. : AC timings I²S Interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
MCLK period	t_{MCK_I2S}	18.5			ns	
SCLK period	t_{CK_I2S}	37			ns	Half frequency of MCLK.
MCLK to SCLK delay	t_{DMS_I2S}	0		10	ns	
SCLK to output data	t_{CQ_I2S}	-5		10	ns	

2.5.9. MII Interface




Figure 2.9. : Timing MII Interface in APIX IO mode (external Ethernet MAC connected)




Figure 2.10. : Timing MII Interface in E2IP IO mode (external Ethernet PHY connected)

Table 2.13. : AC timings MII Interface

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
MII_CLK period	t_{CK_MII}		40 400		ns ns	100Mbit 10Mbit
Output delay	t_{CQ_MII}	0		10	ns	1)
Input data setup	t_{SU_MII}	20			ns	
Input data hold	t_{HD_MII}	0			ns	

1) For maximum drive strength setting

2.6. Clock Input




Figure 2.11. : Clock Input

Table 2.14. : Clock Input

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Crystal frequency	X1	-100 ppm	30	+100 ppm	MHz	
External load capacity	C1,C2		10		pF	Value depends on Crystal
Damping resistor	Rd		0		Ohm	Value depends on Crystal
Coupling capacity	Cc		100		pF	
Input amplitude	V _{IH_XI}	0.8 * VDEA_PLL			V	
	V _{IL_XI}			0.2 * VDEA_PLL	V	

2.7. Reset Timing

The low active reset input (RESET_N) has to be low for at least t_{RST} .




Figure 2.12. : Reset Timing

Table 2.15. : Clock Input

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Reset low time	t_{RST}	100			us	

2.8. Power-up

At any time, the difference between the power supply pins belonging to the same voltage level must not exceed 0.5V. This especially applies to the power-on sequence. Otherwise, the risk of latch-up will increase. Figure 2.13 shows the power On sequence and the groups of power supply that might be used, depending on the actual application. Furthermore, VDP5 supply must be switched On before any other power supply or at least at the same time.




Figure 2.13. : Supply Power-On Sequence

Table 2.16. : Timing Power On

Parameter	Symbol	Min	Typ	Max	Unit	Comment
Power Rise Time	t_{PWR_R}	0.05		30	ms	
Power Rise Delay	t_{PWR_D}	0		1	s	

Note: The supply VDP5 has to be kept higher than VDD in all conditions.

2.9. ADC

2.9.1. Sampling Time

The SC1711AH5-10N has an embedded 10-bit successive approximation ADC with an internal integrated sampling and hold stage. The signal will charge the sampling capacitor at first and then the voltage signal on the sampling capacitor will be evaluated by the 10-bit ADC successively. The time to charge the sampling capacitor to its final value equal to the signal level is a function of the internal and external capacitor and resistor values. To reduce the error caused by the limited settling time to an acceptable level, the settling time should be chosen much larger than the time constant to charge the sampling capacitor. The settling time can be set with the ST register field of the CT register in the ADC register space.

The minimum sampling time can be calculated from the following formula:




Figure 2.14. : ADC Input Signal

When $VDP5 = HVDD = \text{nominal } 5V$

For pins **ADC0-ADC15**:

$$T_{\text{samp}}[\text{min}] = 7.63 \cdot [R_{\text{ext}} \cdot (C_{\text{ext}} + 16\text{pF}) + (R_{\text{ext}} + 1.8\text{k}\Omega) \cdot 20\text{pF}]$$

Without external components:

$$T_{\text{samp}}[\text{min}] = 275\text{ns}$$

For pins **ADC16-ADC27**:

$$T_{\text{samp}}[\text{min}] = 7.63 \cdot [R_{\text{ext}} \cdot (C_{\text{ext}} + 16\text{pF}) + (R_{\text{ext}} + 1.8\text{k}\Omega) \cdot 6\text{pF} + (R_{\text{ext}} + 3.6\text{k}\Omega) \cdot 20\text{pF}]$$

Without external components:

$$T_{\text{samp}}[\text{min}] = 632\text{ns}$$

When VDP5 = HVDD = nominal 3.3V

For pins **ADC0-ADC15**:

$$T_{\text{samp}}[\text{min}] = 7.63 \cdot [R_{\text{ext}} \cdot (C_{\text{ext}} + 16\text{pF}) + (R_{\text{ext}} + 4.3\text{k}\Omega) \cdot 20\text{pF}]$$

Without external components:

$$T_{\text{samp}}[\text{min}] = 656\text{ns}$$

For pins **ADC16-ADC27**:

$$T_{\text{samp}}[\text{min}] = 7.63 \cdot [R_{\text{ext}} \cdot (C_{\text{ext}} + 16\text{pF}) + (R_{\text{ext}} + 4.3\text{k}\Omega) \cdot 6\text{pF} + (R_{\text{ext}} + 8.6\text{k}\Omega) \cdot 20\text{pF}]$$

Without external components:

$$T_{\text{samp}}[\text{min}] = 1.51\mu\text{s}$$

2.10. FLASH Memory Program/Erase Characteristics

Table 2.17. : Program/Erase Time

Parameter	Value			Unit	Remarks
	Min	Typ ¹⁾	Max		
Sector erase Time	-	0.3	1.5	s	The internal programming time before the erase procedure starts is included.
Macro Erase Time	-	1.2	12	s	
Word Programming Time	-	12	384	µs	
1) Typical definition: T _a =25°C / V _{DD} =1.2V / Program/Erase cycle= Immediately after shipment					

Table 2.18. : Program/Erase Cycle and Data Retention Time ²⁾

Program/Erase Cycle at Each Sector		Data Retention Time	
Min Value	Unit	Min Value	Unit
1000	cycles	20	years
10000	cycles	10	years
100000	cycles	5	years
2) These values were converted from the technology qualification using the Arrhenius equation to translate high temperature measurements into normalized values at +85°C			

Table 2.19. : Execution Time Limit

Parameter	Value ³⁾	Unit
Program Execution Time Limit ⁴⁾	1.3	ms
Macro Erase Execution Time Limit	62.4	s
Sector Erase Execution Time Limit	7.8	s
3) These values are development target values and may be changed depending on device evaluation results.		
4) This is the time it takes for the macro to detect a 'Hang-up 1' error, when 1 is to be programmed to a memory cell, whose memory value is either 0 or X.		

2.11. SMC Outputs




Figure 2.15. : Slew Rate of SMC Output

Table 2.20. : SMC Rise/Fall Time

Parameter	Symbol	Min	Typ	Max	Unit	Comment
Output Rise/Fall Time	t_{SMC_R} t_{SMC_F}	15		100	ns	Min for $C_{LOAD} = 0pF$ Max for $C_{LOAD} = 100pF$ $V_H = 0.9 \times HVDD$ $V_L = 0.1 \times HVDD$ Output driving strength set to 30mA
Output Pulse Width	t_{SMC_PWH}	2.5			μs	Output driving strength set to 30mA
Output Pulse Width	t_{SMC_PWL}	2.5			μs	Output driving strength set to 30mA

2.12. Low Voltage Detection

The low voltage detection circuit supervises the core supply (VDD) and the GPIO supply (VDP5).




Figure 2.16. : Low Voltage Detection

Table 2.21. : Low Voltage Detection

Parameter	Symbol	Min	Typ	Max	Unit	Comment
VDP5 detection voltage	V_{LVDH}	2.0	2.2	2.4	V	SVH setting = 0
		2.2	2.4	2.6	V	SVH setting = 1
		2.4	2.6	2.8	V	SVH setting = 3
		2.5	2.7	2.9	V	SVH setting = 2
		3.5	3.7	3.9	V	SVH setting = 6
		3.7	3.9	4.1	V	SVH setting = 7
		3.9	4.1	4.3	V	SVH setting = 5
		4.1	4.3	4.5	V	SVH setting = 4
VDP5 detection hysteresis	V_{H_LVDH}	75	100	150	mV	
VDD detection voltage	V_{LVDL}	0.4	0.5	0.6	V	SVL setting = 0
		0.5	0.6	0.7	V	SVL setting = 1
		0.6	0.7	0.8	V	SVL setting = 3
		0.7	0.8	0.9	V	SVL setting = 2
		0.8	0.9	1.0	V	SVL setting = 6
		0.9	1.0	1.1	V	SVL setting = 7
		1.0	1.1	1.2	V	SVL setting = 5
		1.1	1.2	1.3	V	SVL setting = 4
VDD detection hysteresis	V_{H_LVDL}	20	30	50	mV	
VDD/VDP5 detection delay	t_{D_LVD}			30	us	
Startup Time	t_{PU_LVD}			80	us	

2.13. IO Circuits

Table 2.22 shows all different IO circuit types used in the SC1711AH5-10N. The different IO circuit types listed here, correspond to the column D "Pin Type" in the attached file [pinning_SC1711AH5-10N.xlsx](#).

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																			
OSC	<p>The diagram shows an oscillator circuit. It features two pins: 'xo' (output) and 'xi' (input). A resistor 'R' is connected between 'xo' and 'xi'. The 'xi' pin is also connected to a 'CFG_3' pin. The circuit includes two inverters: one connected to 'xo' and another connected to 'xi'. The output of the first inverter is connected to the input of the second inverter, forming an oscillator loop. The output of the second inverter is connected to the 'Xout' pin. A 'CFG_3' pin is also connected to the input of the second inverter.</p>	<ul style="list-style-type: none"> ■ VDEA-PLL IO supply domain ■ High-speed oscillation circuit ■ Programmable between oscillation mode (external crystal or resonator connected to XI/XO pins) and Clock input (CFG_3) mode (external clock connected to XI pin). ■ Input frequency: 30MHz APIX ■ Internal feedback resistor: 1MΩ (typ.) ■ Clock input mode (XI). Please refer to the following table for this mode: <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8* VDEA_PLL</td> <td></td> <td>VDEA_PLL</td> </tr> <tr> <td>VIL</td> <td></td> <td></td> <td>0.2* VDEA_PLL</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-1μA</td> <td></td> <td>+1μA</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8* VDEA_PLL		VDEA_PLL	VIL			0.2* VDEA_PLL	Input leakage	IL	-1μA		+1μA
Parameter	Symbol	Min	Typ	Max																	
CMOS	VIH	0.8* VDEA_PLL		VDEA_PLL																	
	VIL			0.2* VDEA_PLL																	
Input leakage	IL	-1μA		+1μA																	

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																																																																														
BIDI50		<ul style="list-style-type: none"> ■ VDP5 IO supply domain ■ CMOS output level <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>High output</td> <td>VOH</td> <td>VDP5-0.5V</td> <td></td> <td>VDP5</td> </tr> <tr> <td>Low output</td> <td>VOL</td> <td>0V</td> <td></td> <td>0.4V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable output drive strength <table border="1"> <thead> <tr> <th>Drive Setting</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>IOL / IOH</td> <td>± 1mA</td> <td></td> <td></td> </tr> <tr> <td>01</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> <tr> <td>10</td> <td>IOL / IOH</td> <td>± 5mA</td> <td></td> <td></td> </tr> <tr> <td>11</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ CMOS SCHMITT / Automotive SCHMITT input /Analog input <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP5</td> <td></td> <td>VDP5</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP5</td> </tr> <tr> <td rowspan="2">Automotive</td> <td>VIH</td> <td>0.8*VDP5</td> <td></td> <td>VDP5</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.5*VDP5</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5µA</td> <td></td> <td>+5µA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable pull-up and pull-down resistor <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Pull-up/ pull-down</td> <td>R</td> <td>25 kOhm</td> <td>50 kOhm</td> <td>100 kOhm</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	High output	VOH	VDP5-0.5V		VDP5	Low output	VOL	0V		0.4V	Drive Setting	Symbol	Min	Typ	Max	00	IOL / IOH	± 1mA			01	IOL / IOH	± 2mA			10	IOL / IOH	± 5mA			11	IOL / IOH	± 2mA			Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP5		VDP5	VIL	0V		0.2*VDP5	Automotive	VIH	0.8*VDP5		VDP5	VIL	0V		0.5*VDP5	Input leakage	IL	-5µA		+5µA	Parameter	Symbol	Min	Typ	Max	Pull-up/ pull-down	R	25 kOhm	50 kOhm	100 kOhm
Parameter	Symbol	Min	Typ	Max																																																																												
High output	VOH	VDP5-0.5V		VDP5																																																																												
Low output	VOL	0V		0.4V																																																																												
Drive Setting	Symbol	Min	Typ	Max																																																																												
00	IOL / IOH	± 1mA																																																																														
01	IOL / IOH	± 2mA																																																																														
10	IOL / IOH	± 5mA																																																																														
11	IOL / IOH	± 2mA																																																																														
Parameter	Symbol	Min	Typ	Max																																																																												
CMOS	VIH	0.8*VDP5		VDP5																																																																												
	VIL	0V		0.2*VDP5																																																																												
Automotive	VIH	0.8*VDP5		VDP5																																																																												
	VIL	0V		0.5*VDP5																																																																												
Input leakage	IL	-5µA		+5µA																																																																												
Parameter	Symbol	Min	Typ	Max																																																																												
Pull-up/ pull-down	R	25 kOhm	50 kOhm	100 kOhm																																																																												

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																																																						
BIDI33	<p>The diagram illustrates the internal circuit of a BIDI33 IO pin. It features a pull-up resistor connected to the VDP3 supply and a pull-down resistor connected to ground. The input is a CMOS SCHMITT input. The output is a CMOS level output with Pout and Nout nodes. A standby control for input shutdown is also shown.</p>	<ul style="list-style-type: none"> ■ VDP3 IO supply domain ■ CMOS level output <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>High output</td> <td>VOH</td> <td>VDP3-0.5V</td> <td></td> <td>VDP3</td> </tr> <tr> <td>Low output</td> <td>VOL</td> <td>0V</td> <td></td> <td>0.4V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Output drive strength <table border="1"> <thead> <tr> <th>Drive Setting</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td></td> <td>IOL / IOH</td> <td>± 4mA</td> <td></td> <td></td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ CMOS SCHMITT input <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP3</td> <td></td> <td>VDP3</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP3</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5μA</td> <td></td> <td>+5μA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable pull-up and pull-down resistor <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Pull-up/ pull-down</td> <td>R</td> <td>15 kOhm</td> <td>33 kOhm</td> <td>70 kOhm</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	High output	VOH	VDP3-0.5V		VDP3	Low output	VOL	0V		0.4V	Drive Setting	Symbol	Min	Typ	Max		IOL / IOH	± 4mA			Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP3		VDP3	VIL	0V		0.2*VDP3	Input leakage	IL	-5μA		+5μA	Parameter	Symbol	Min	Typ	Max	Pull-up/ pull-down	R	15 kOhm	33 kOhm	70 kOhm
Parameter	Symbol	Min	Typ	Max																																																				
High output	VOH	VDP3-0.5V		VDP3																																																				
Low output	VOL	0V		0.4V																																																				
Drive Setting	Symbol	Min	Typ	Max																																																				
	IOL / IOH	± 4mA																																																						
Parameter	Symbol	Min	Typ	Max																																																				
CMOS	VIH	0.8*VDP3		VDP3																																																				
	VIL	0V		0.2*VDP3																																																				
Input leakage	IL	-5μA		+5μA																																																				
Parameter	Symbol	Min	Typ	Max																																																				
Pull-up/ pull-down	R	15 kOhm	33 kOhm	70 kOhm																																																				

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																																																																					
SMC		<ul style="list-style-type: none"> ■ HVDD IO supply domain ■ CMOS output level <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>High output</td> <td>VOH</td> <td>HVDD-0.5V</td> <td></td> <td>HVDD</td> </tr> <tr> <td>Low output</td> <td>VOL</td> <td>0V</td> <td></td> <td>0.4V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable output drive strength <table border="1"> <thead> <tr> <th>Drive Setting</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>IOL / IOH</td> <td>± 1mA</td> <td></td> <td></td> </tr> <tr> <td>01</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> <tr> <td>10</td> <td>IOL / IOH</td> <td>± 30mA</td> <td></td> <td></td> </tr> <tr> <td>11</td> <td>IOL / IOH</td> <td>± 5mA</td> <td></td> <td></td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ CMOS SCHMITT / Analog input <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP5</td> <td></td> <td>VDP5</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP5</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5µA</td> <td></td> <td>+5µA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable pull-up and pull-down resistor <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Pull-up/ pull-down</td> <td>R</td> <td>25 kOhm</td> <td>50 kOhm</td> <td>100 kOhm</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	High output	VOH	HVDD-0.5V		HVDD	Low output	VOL	0V		0.4V	Drive Setting	Symbol	Min	Typ	Max	00	IOL / IOH	± 1mA			01	IOL / IOH	± 2mA			10	IOL / IOH	± 30mA			11	IOL / IOH	± 5mA			Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP5		VDP5	VIL	0V		0.2*VDP5	Input leakage	IL	-5µA		+5µA	Parameter	Symbol	Min	Typ	Max	Pull-up/ pull-down	R	25 kOhm	50 kOhm	100 kOhm
Parameter	Symbol	Min	Typ	Max																																																																			
High output	VOH	HVDD-0.5V		HVDD																																																																			
Low output	VOL	0V		0.4V																																																																			
Drive Setting	Symbol	Min	Typ	Max																																																																			
00	IOL / IOH	± 1mA																																																																					
01	IOL / IOH	± 2mA																																																																					
10	IOL / IOH	± 30mA																																																																					
11	IOL / IOH	± 5mA																																																																					
Parameter	Symbol	Min	Typ	Max																																																																			
CMOS	VIH	0.8*VDP5		VDP5																																																																			
	VIL	0V		0.2*VDP5																																																																			
Input leakage	IL	-5µA		+5µA																																																																			
Parameter	Symbol	Min	Typ	Max																																																																			
Pull-up/ pull-down	R	25 kOhm	50 kOhm	100 kOhm																																																																			
IN50		<ul style="list-style-type: none"> ■ VDP5 IO supply domain ■ CMOS SCHMITT input <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP5</td> <td></td> <td>VDP5</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP5</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5µA</td> <td></td> <td>+5µA</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP5		VDP5	VIL	0V		0.2*VDP5	Input leakage	IL	-5µA		+5µA																																																		
Parameter	Symbol	Min	Typ	Max																																																																			
CMOS	VIH	0.8*VDP5		VDP5																																																																			
	VIL	0V		0.2*VDP5																																																																			
Input leakage	IL	-5µA		+5µA																																																																			

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																																																																														
I ² C		<ul style="list-style-type: none"> ■ VDP5 IO supply domain ■ CMOS output level <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>High output</td> <td>VOH</td> <td>VDP5-0.5V</td> <td></td> <td>VDP5</td> </tr> <tr> <td>Low output</td> <td>VOL</td> <td>0V</td> <td></td> <td>0.4V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable output drive strength <table border="1"> <thead> <tr> <th>Drive Setting</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>IOL / IOH</td> <td>± 1mA</td> <td></td> <td></td> </tr> <tr> <td>01</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> <tr> <td>10</td> <td>IOL / IOH</td> <td>± 5mA</td> <td></td> <td></td> </tr> <tr> <td>11</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> <tr> <td rowspan="2">*</td> <td>IOL</td> <td>± 3mA</td> <td></td> <td></td> </tr> <tr> <td>IOH</td> <td>(Pseudo Open drain)^{*1}</td> <td></td> <td></td> </tr> </tbody> </table> <p>^{*1}: For Pseudo Open Drain output logic value "1", Push/Pull CMOS driver is switched to HIZ state.</p> <ul style="list-style-type: none"> ■ CMOS SCHMITT (Automotive SCHMITT input / Analog input) <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP5</td> <td></td> <td>VDP5</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP5</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5μA</td> <td></td> <td>+5μA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable pull-up and pull-down resistor <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Pull-up/pull-down</td> <td>R</td> <td>25 kOhm</td> <td>50 kOhm</td> <td>100 kOhm</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	High output	VOH	VDP5-0.5V		VDP5	Low output	VOL	0V		0.4V	Drive Setting	Symbol	Min	Typ	Max	00	IOL / IOH	± 1mA			01	IOL / IOH	± 2mA			10	IOL / IOH	± 5mA			11	IOL / IOH	± 2mA			*	IOL	± 3mA			IOH	(Pseudo Open drain) ^{*1}			Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP5		VDP5	VIL	0V		0.2*VDP5	Input leakage	IL	-5μA		+5μA	Parameter	Symbol	Min	Typ	Max	Pull-up/pull-down	R	25 kOhm	50 kOhm	100 kOhm
Parameter	Symbol	Min	Typ	Max																																																																												
High output	VOH	VDP5-0.5V		VDP5																																																																												
Low output	VOL	0V		0.4V																																																																												
Drive Setting	Symbol	Min	Typ	Max																																																																												
00	IOL / IOH	± 1mA																																																																														
01	IOL / IOH	± 2mA																																																																														
10	IOL / IOH	± 5mA																																																																														
11	IOL / IOH	± 2mA																																																																														
*	IOL	± 3mA																																																																														
	IOH	(Pseudo Open drain) ^{*1}																																																																														
Parameter	Symbol	Min	Typ	Max																																																																												
CMOS	VIH	0.8*VDP5		VDP5																																																																												
	VIL	0V		0.2*VDP5																																																																												
Input leakage	IL	-5μA		+5μA																																																																												
Parameter	Symbol	Min	Typ	Max																																																																												
Pull-up/pull-down	R	25 kOhm	50 kOhm	100 kOhm																																																																												
AIO		<ul style="list-style-type: none"> ■ VDDEA IO supply domain ■ Analog Pin ■ Type INPUT: Analog input pin with ESD protection ■ Type Output: Analog output line with ESD protection. 																																																																														

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																																																																																									
DISP_D		<ul style="list-style-type: none"> ■ VDP3 IO supply domain ■ CMOS output level <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>High output</td> <td>VOH</td> <td>VDP3-0.5V</td> <td></td> <td>VDP3</td> </tr> <tr> <td>Low output</td> <td>VOL</td> <td>0V</td> <td></td> <td>0.5V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable output drive strength <table border="1"> <thead> <tr> <th>Drive Setting</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> <tr> <td>01</td> <td>IOL / IOH</td> <td>± 5mA</td> <td></td> <td></td> </tr> <tr> <td>10</td> <td>IOL / IOH</td> <td>± 10mA</td> <td></td> <td></td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ CMOS SCHMITT input <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP3</td> <td></td> <td>VDP3</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP3</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5μA</td> <td></td> <td>+5μA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable pull-up/pull-down resistor <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Pull-up/pull-down</td> <td>R</td> <td>15kOhm</td> <td>33kOhm</td> <td>70kOhm</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	High output	VOH	VDP3-0.5V		VDP3	Low output	VOL	0V		0.5V	Drive Setting	Symbol	Min	Typ	Max	00	IOL / IOH	± 2mA			01	IOL / IOH	± 5mA			10	IOL / IOH	± 10mA			Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP3		VDP3	VIL	0V		0.2*VDP3	Input leakage	IL	-5μA		+5μA	Parameter	Symbol	Min	Typ	Max	Pull-up/pull-down	R	15kOhm	33kOhm	70kOhm																									
	Parameter	Symbol	Min	Typ	Max																																																																																						
	High output	VOH	VDP3-0.5V		VDP3																																																																																						
Low output	VOL	0V		0.5V																																																																																							
Drive Setting	Symbol	Min	Typ	Max																																																																																							
00	IOL / IOH	± 2mA																																																																																									
01	IOL / IOH	± 5mA																																																																																									
10	IOL / IOH	± 10mA																																																																																									
Parameter	Symbol	Min	Typ	Max																																																																																							
CMOS	VIH	0.8*VDP3		VDP3																																																																																							
	VIL	0V		0.2*VDP3																																																																																							
Input leakage	IL	-5μA		+5μA																																																																																							
Parameter	Symbol	Min	Typ	Max																																																																																							
Pull-up/pull-down	R	15kOhm	33kOhm	70kOhm																																																																																							
	<ul style="list-style-type: none"> ■ Differential output level ■ RSDS 100 Ohm Termination <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>Min</th> <th>Typ</th> <th>Max</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Output differential voltage</td> <td>VOD</td> <td rowspan="3">Rload=100 Ohm PAD_CTRLB: 0x0 (RSDS100)</td> <td>150</td> <td>250</td> <td>350</td> <td>mV</td> </tr> <tr> <td>Output offset voltage</td> <td>VOS</td> <td>1.0</td> <td>1.2</td> <td>1.3</td> <td>V</td> </tr> <tr> <td>Output current amplitude</td> <td>Iload100</td> <td>1.5</td> <td>2.5</td> <td>3.5</td> <td>mA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ RSDS 50 Ohm Termination <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>Min</th> <th>Typ</th> <th>Max</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Output differential voltage</td> <td>VOD</td> <td rowspan="3">Rload=50 Ohm, PAD_CTRLB: 0x2 (RSDS50 or LVDS)</td> <td>125</td> <td>175</td> <td>225</td> <td>mV</td> </tr> <tr> <td>Output offset voltage</td> <td>VOS</td> <td>1.0</td> <td>1.2</td> <td>1.3</td> <td>V</td> </tr> <tr> <td>Output current amplitude</td> <td>Iload50</td> <td>2.5</td> <td>3.5</td> <td>4.5</td> <td>mA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ LVDS <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>Min</th> <th>Typ</th> <th>Max</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Output differential voltage</td> <td>VOD</td> <td rowspan="5">Rload=100 Ohm PAD_CTRLB: 0x2 (RSDS50 or LVDS)</td> <td>250</td> <td>350</td> <td>450</td> <td>mV</td> </tr> <tr> <td>Output offset voltage</td> <td>VOS</td> <td>1.125</td> <td>1.25</td> <td>1.375</td> <td>V</td> </tr> <tr> <td>Change to VOD</td> <td>Vcod</td> <td></td> <td></td> <td>50</td> <td>mV</td> </tr> <tr> <td>Change to VOS</td> <td>Vcos</td> <td></td> <td></td> <td>50</td> <td>mV</td> </tr> <tr> <td>Output current amplitude</td> <td>Iload100</td> <td>2.5</td> <td>3.5</td> <td>4.5</td> <td>mA</td> </tr> </tbody> </table>	Parameter	Symbol	Conditions	Min	Typ	Max	Unit	Output differential voltage	VOD	Rload=100 Ohm PAD_CTRLB: 0x0 (RSDS100)	150	250	350	mV	Output offset voltage	VOS	1.0	1.2	1.3	V	Output current amplitude	Iload100	1.5	2.5	3.5	mA	Parameter	Symbol	Conditions	Min	Typ	Max	Unit	Output differential voltage	VOD	Rload=50 Ohm, PAD_CTRLB: 0x2 (RSDS50 or LVDS)	125	175	225	mV	Output offset voltage	VOS	1.0	1.2	1.3	V	Output current amplitude	Iload50	2.5	3.5	4.5	mA	Parameter	Symbol	Conditions	Min	Typ	Max	Unit	Output differential voltage	VOD	Rload=100 Ohm PAD_CTRLB: 0x2 (RSDS50 or LVDS)	250	350	450	mV	Output offset voltage	VOS	1.125	1.25	1.375	V	Change to VOD	Vcod			50	mV	Change to VOS	Vcos			50	mV	Output current amplitude	Iload100	2.5	3.5	4.5	mA
Parameter	Symbol	Conditions	Min	Typ	Max	Unit																																																																																					
Output differential voltage	VOD	Rload=100 Ohm PAD_CTRLB: 0x0 (RSDS100)	150	250	350	mV																																																																																					
Output offset voltage	VOS		1.0	1.2	1.3	V																																																																																					
Output current amplitude	Iload100		1.5	2.5	3.5	mA																																																																																					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit																																																																																					
Output differential voltage	VOD	Rload=50 Ohm, PAD_CTRLB: 0x2 (RSDS50 or LVDS)	125	175	225	mV																																																																																					
Output offset voltage	VOS		1.0	1.2	1.3	V																																																																																					
Output current amplitude	Iload50		2.5	3.5	4.5	mA																																																																																					
Parameter	Symbol	Conditions	Min	Typ	Max	Unit																																																																																					
Output differential voltage	VOD	Rload=100 Ohm PAD_CTRLB: 0x2 (RSDS50 or LVDS)	250	350	450	mV																																																																																					
Output offset voltage	VOS		1.125	1.25	1.375	V																																																																																					
Change to VOD	Vcod				50	mV																																																																																					
Change to VOS	Vcos				50	mV																																																																																					
Output current amplitude	Iload100		2.5	3.5	4.5	mA																																																																																					

Table 2.22. : IO Circuit Types

Type	Circuit	Remarks																																																																					
DISP_S	<p>The diagram illustrates the internal circuit of the DISP_S IO circuit. It features a pull-up resistor connected to the VDP3 supply and a pull-down resistor connected to ground. The input node is connected to a CMOS SCHMITT input. The output node is connected to Pout and Nout. The circuit is controlled by Pull-up control, Pull-down control, and Standby control for input shutdown.</p>	<ul style="list-style-type: none"> ■ VDP3 IO supply domain ■ CMOS output level <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>High output</td> <td>VOH</td> <td>VDP3-0.5V</td> <td></td> <td>VDP3</td> </tr> <tr> <td>Low output</td> <td>VOL</td> <td>0V</td> <td></td> <td>0.5V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable output drive strength <table border="1"> <thead> <tr> <th>Drive Setting</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>IOL / IOH</td> <td>± 2mA</td> <td></td> <td></td> </tr> <tr> <td>01</td> <td>IOL / IOH</td> <td>± 5mA</td> <td></td> <td></td> </tr> <tr> <td>10</td> <td>IOL / IOH</td> <td>± 10mA</td> <td></td> <td></td> </tr> <tr> <td>11</td> <td>IOL / IOH</td> <td>± 30mA</td> <td></td> <td></td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ CMOS SCHMITT input <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td rowspan="2">CMOS</td> <td>VIH</td> <td>0.8*VDP3</td> <td></td> <td>VDP3</td> </tr> <tr> <td>VIL</td> <td>0V</td> <td></td> <td>0.2*VDP3</td> </tr> <tr> <td>Input leakage</td> <td>IL</td> <td>-5μA</td> <td></td> <td>+5μA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> ■ Programmable pull-up/pull-down resistor <table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Typ</th> <th>Max</th> </tr> </thead> <tbody> <tr> <td>Pull-up/pull-down</td> <td>R</td> <td>15 kOhm</td> <td>33 kOhm</td> <td>70 kOhm</td> </tr> </tbody> </table>	Parameter	Symbol	Min	Typ	Max	High output	VOH	VDP3-0.5V		VDP3	Low output	VOL	0V		0.5V	Drive Setting	Symbol	Min	Typ	Max	00	IOL / IOH	± 2mA			01	IOL / IOH	± 5mA			10	IOL / IOH	± 10mA			11	IOL / IOH	± 30mA			Parameter	Symbol	Min	Typ	Max	CMOS	VIH	0.8*VDP3		VDP3	VIL	0V		0.2*VDP3	Input leakage	IL	-5μA		+5μA	Parameter	Symbol	Min	Typ	Max	Pull-up/pull-down	R	15 kOhm	33 kOhm	70 kOhm
Parameter	Symbol	Min	Typ	Max																																																																			
High output	VOH	VDP3-0.5V		VDP3																																																																			
Low output	VOL	0V		0.5V																																																																			
Drive Setting	Symbol	Min	Typ	Max																																																																			
00	IOL / IOH	± 2mA																																																																					
01	IOL / IOH	± 5mA																																																																					
10	IOL / IOH	± 10mA																																																																					
11	IOL / IOH	± 30mA																																																																					
Parameter	Symbol	Min	Typ	Max																																																																			
CMOS	VIH	0.8*VDP3		VDP3																																																																			
	VIL	0V		0.2*VDP3																																																																			
Input leakage	IL	-5μA		+5μA																																																																			
Parameter	Symbol	Min	Typ	Max																																																																			
Pull-up/pull-down	R	15 kOhm	33 kOhm	70 kOhm																																																																			

2.14. PCB Layout Recommendations

2.14.1. Automotive Pixel Link (APIX)

Refer to the APIX Layout Recommendation Application Note “APIX PCB-Design Guideline”.

2.14.2. Configuration Pins

The following solutions are recommended when using the configuration pins.

- Unused Pin with Pull-down




Figure 2.17. : Unused pin with pull-down

- Unused Pin with Pull-up




Figure 2.18. : Unused pin with pull-up

After power-up, the internal pull-down must be switched Off to avoid power leakage.

- Configuration pins are output - External device does not support pull-up




Figure 2.19. : Configuration pins are output

- Configuration pins are input - External device does not support pull-up




Figure 2.20. : Configuration pins are input

In this case, we recommend to implement a tri-state buffer on the board and an additional tri-state buffer in order to disconnect the external device from the CFG-signals. After power-up, the internal pull-down should be disconnected.

■ IO - External Device Does Not Support Pull-up




Figure 2-15: IO - External Device Does Not Support Pull-up

In this case, the external device must be in high-impedance state during reset. After power-up, the internal pull-down should be disconnected.

Warranty and Disclaimer

The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of SOCIONEXT EUROPE GMBH devices.

SOCIONEXT EUROPE GMBH does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. SOCIONEXT EUROPE GMBH assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of SOCIONEXT EUROPE GMBH or any third party, nor does SOCIONEXT EUROPE GMBH warrant non-infringement of any third-party's intellectual property right or other right by using such information. SOCIONEXT EUROPE GMBH assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that SOCIONEXT EUROPE GMBH will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor device has an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.